

## Electrical properties of zinc-oxide-based thin-film transistors using strontium-oxide-doped semiconductors

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2015 Chinese Phys. B 24 108504

(<http://iopscience.iop.org/1674-1056/24/10/108504>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 159.226.165.32

This content was downloaded on 29/05/2016 at 11:40

Please note that [terms and conditions apply](#).

# Electrical properties of zinc-oxide-based thin-film transistors using strontium-oxide-doped semiconductors\*

Wu Shao-Hang(吴绍航)<sup>a)b)</sup>, Zhang Nan(张楠)<sup>a)</sup>, Hu Yong-Sheng(胡永生)<sup>a)</sup>,  
Chen Hong(陈红)<sup>c)</sup>, Jiang Da-Peng(蒋大鹏)<sup>a)</sup>, and Liu Xing-Yuan(刘星元)<sup>a)†</sup>

<sup>a)</sup> State Key Laboratory of Luminescence and Applications, Changchun Institute of Optics, Fine Mechanics, and Physics,  
Chinese Academy of Sciences, Changchun 130033, China

<sup>b)</sup> University of Chinese Academy of Sciences, Beijing 100049, China

<sup>c)</sup> Key Laboratory of Optical System Advanced Manufacturing Technology, Chinese Academy of Sciences, Changchun 130033, China

(Received 8 March 2015; revised manuscript received 20 April 2015; published online 20 August 2015)

Strontium-zinc-oxide (SrZnO) films forming the semiconductor layers of thin-film transistors (TFTs) are deposited by using ion-assisted electron beam evaporation. Using strontium-oxide-doped semiconductors, the off-state current can be dramatically reduced by three orders of magnitude. This dramatic improvement is attributed to the incorporation of strontium, which suppresses carrier generation, thereby improving the TFT. Additionally, the presence of strontium inhibits the formation of zinc oxide (ZnO) with the hexagonal wurtzite phase and permits the formation of an unusual phase of ZnO, thus significantly changing the surface morphology of ZnO and effectively reducing the trap density of the channel.

**Keywords:** thin-film transistor, ZnO, electron beam evaporation

**PACS:** 85.30.Tv, 71.55.Gs, 85.30.De

**DOI:** 10.1088/1674-1056/24/10/108504

## 1. Introduction

Thin-film transistors (TFTs) based on zinc oxide (ZnO) semiconductors, especially zinc indium oxide (ZnInO), are of great interest for transparent electronic applications due to their favorable characteristics, including high electron mobility, high transparency in the visible light region, excellent electrical stability, and superior uniformity over a large area.<sup>[1–5]</sup> However, the use of indium presents limitations to these characteristics due to the use of this rare element in transparent electrodes, which are currently in high demand.<sup>[6–8]</sup> Recently, great efforts have been made to develop ZnO-based TFTs without adding any rare elements. However, as-deposited ZnO films tend to have a high carrier concentration, which results in poor carrier control through the applied gate voltage and, consequently, a low on/off ratio.<sup>[4,9,10]</sup>

In an effort to achieve better carrier control in ZnO-based TFT, there have been many attempts to suppress carrier concentration without reducing mobility, including adding carrier suppressors, such as gallium (Ga), hafnium (Hf), zirconium (Zr), and lanthanum (La).<sup>[5,11–13]</sup> Carrier suppression is achieved in these materials because the oxygen vacancies and carrier generation are prevented, to some extent, from forming due to the formation of stronger chemical bonds with oxygen than Zn and In ions and an increase in the donor binding energy.<sup>[5,12,14]</sup> In general, stronger chemical bonds with oxygen lead to a wider band gap for the corresponding oxides, which has been proposed as a primary factor for consideration.

Electronegativity may also play a role in this kind of material, especially in amorphous ZnO films.<sup>[13,15]</sup>

As shown in Table 1, suppressors, such as Ga<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>, and La<sub>2</sub>O<sub>3</sub>, have wider band gaps than ZnO and In<sub>2</sub>O<sub>3</sub>, in line with typical bond dissociation energies in diatomic molecules. However, the Pauling electronegativities of both In and Zn are smaller than that of Ga, but larger than those of Hf, Zr, strontium (Sr), or La. This indicates that the band gap is more related to selecting a suppressor. Further, considering the valence state, only the Sr ion has a valence state equal to that of Zn ion, making Sr unfavorable as a donor for ZnO.

**Table 1.** Comparisons of band gap and Pauling electronegativity among different elements.

Elements X	In	Zn	Ga	Hf	Zr	Sr	La
Bond dissociation energies for O–X /kJ·mole <sup>−1</sup> [16]	346	250	374	801	766	426	798
Band gap for corresponding oxide/eV [17–19]	2.9	3.3	4.9	5.9	5.8	5.9	5.7
Pauling electronegativity /eV [16]	1.78	1.65	1.81	1.3	1.33	0.95	1.1

In this study, we incorporate Sr into the ZnO semiconductor to suppress the carrier concentration and thereby improve the TFT on/off ratio. The results show that a strontium-zinc-oxide (SrZnO) TFT has a higher on/off ratio than a ZnO TFT under the same conditions. In addition, the off-state current

\*Project supported by the National Natural Science Foundation of China (Grant No. 6140031454) and the Innovation Program of Chinese Academy of Sciences and State Key Laboratory of Luminescence and Applications.

†Corresponding author. E-mail: liuxy@ciomp.ac.cn

© 2015 Chinese Physical Society and IOP Publishing Ltd

<http://iopscience.iop.org/cpb> <http://cpb.iphy.ac.cn>

of the ZnO TFT is dramatically reduced by three orders of magnitude after adding Sr. SrZnO TFT device displays an optimal performance with an on/off ratio of  $10^5$ , a mobility of  $0.05 \text{ cm}^2/\text{V}\cdot\text{s}$ , and a threshold voltage of 24.6 V.

Sputtering is a commonly used technique for deposition of oxide-based TFTs.<sup>[20]</sup> However, the significant processing required for high-quality sputtering targets is burdensome.<sup>[21]</sup> Transparent conductor oxide films can be deposited by an ion-assisted electron beam evaporation technique, which is simpler than sputtering but seldom reported for the films used in TFT active layers.<sup>[22–25]</sup> Therefore, we prepare SrZnO channel layers for TFTs by using the ion-assisted electron beam evaporation. A schematic of the TFT is shown in Fig. 1.




Fig. 1. (color online) Schematic diagram of the TFT (channel width = 3000  $\mu\text{m}$  and channel length = 60  $\mu\text{m}$ ).

## 2. Experiment

The SrZnO target for electron beam evaporation was fabricated by mixing ZnO (99.99%) and SrO (99.99%) powders at a molar ratio of Zn:Sr = 1:1. The powders were ground for 2 h to ensure intensive mixing. SrZnO blocks with a 2.5-cm diameter and 3-cm height were fabricated by using a compression molding press operating at a pressure of 8 MPa. Subsequently, the shaped SrZnO blocks were sintered in a muffle furnace at 1250 °C for 4 h. A pure ZnO target was also fabricated by using the same technique. The purpose of high-temperature processing is to release the oxygen molecules from the mixture. If oxygen molecules were released during deposition instead, the working pressure would increase and the evaporation process would be poorly controlled.

Clean substrates composed of a heavily doped n-type silicon with 300-nm thermally oxidized  $\text{SiO}_2$  were positioned 60 cm above the SrZnO or ZnO target in the chamber, and then the background pressure was reduced to a value lower than  $2.0 \times 10^{-3}$  Pa. During film deposition, the chamber was flushed with  $\text{O}_2$  gas to maintain a working pressure of  $4.0 \times 10^{-2}$  Pa. An end-Hall ion source operating at an anode voltage of 150 V, an anode current of 2 A, and a cathode current in a range of 12 A–15 A was used to facilitate the deposition. The rate of deposition, which was monitored in situ by using a thin-film deposition controller, was controlled to about 0.2 nm/s until the film thickness reached 50 nm. Then, the samples were annealed for 20 min at 250 °C in air. Immediately after this, aluminum (Al) was evaporated as the

source/drain electrodes by using masking patterns to form the channel region with a length of 60  $\mu\text{m}$  and a width of 3000  $\mu\text{m}$ . Finally, the samples were annealed in air at 250 °C for 60 min to produce the switching characteristics.

The electrical characteristics of these samples were measured by using a semiconductor parameter analyzer (Keithley 4200). X-ray diffraction (XRD) patterns were obtained by using a powder diffractometer (D8 Focus, Bruker, Germany). Atomic force microscopy (AFM) was performed with an AFM (SPA-9700, Shimadzu) in phase mode. Energy dispersive x-ray (EDX) analysis was performed using a GENE SIS2000 XMS 60S (EDAX Inc.). All of the measurements were performed at room temperature in ambient air.

## 3. Results and discussion


The transfer characteristics of a typical n-type TFT, obtained by measuring the source-to-drain current ( $I_{\text{DS}}$ ) with respect to the gate voltage ( $V_{\text{G}}$ ), are shown in Figs. 2(a)–2(b). Annealings are carried out under different temperatures, and the data suggest that annealing at 250 °C results in the best transfer characteristics. As figure 2(b) indicates, the drain current of the ZnO TFT is always larger than that of the SrZnO TFT when the gate voltage is between  $-40$  V and 60 V. However, the on/off ratio of the SrZnO TFT is larger than that of the ZnO TFT, owing to the difference in off-state current between the two materials. These results indicate that the ZnO active layer is more conductive than the SrZnO one, but the SrZnO active layer allows better control of conductivity. The  $I_{\text{DS}}$  and  $V_{\text{G}}$  for representative TFTs in the saturation regime under the condition  $V_{\text{G}} \geq V_{\text{th}}$  and  $V_{\text{DS}} > V_{\text{DSAT}}$  are related through the following equation:

$$I_{\text{DS}} = \frac{W}{2L} \mu_{\text{ch}} C_{\text{OX}} (V_{\text{G}} - V_{\text{th}})^2, \quad (1)$$

where  $\mu_{\text{ch}}$  is the mobility in the channel,  $C_{\text{OX}}$  is the capacitance per unit area of the gate dielectric,  $W$  is the width of the channel,  $L$  is the length of the channel,  $V_{\text{DSAT}}$  is the saturation voltage, and  $V_{\text{DS}}$  is the voltage between the drain and source. Equation (1) can be used to calculate the channel mobility and rearranged as follows:

$$\sqrt{I_{\text{DS}}} = \sqrt{\frac{W}{2L}} \mu_{\text{ch}} C_{\text{OX}} (V_{\text{G}} - V_{\text{th}}). \quad (2)$$

Figure 2 shows the curves of the square root drain current versus  $V_{\text{G}}$ . The mobility is calculated by finding the slope in the gate voltage range from 40 V to 60 V; the calculated values are  $0.095 \text{ cm}^2/(\text{V}\cdot\text{s})$  and  $0.050 \text{ cm}^2/(\text{V}\cdot\text{s})$  for ZnO and SrZnO, respectively. Furthermore, the threshold voltages can be obtained by a linear extrapolation in the same gate voltage region, which are found to be 18.2 V and 24.6 V for ZnO and SrZnO, respectively. Therefore, the SrZnO TFT requires a larger gate voltage to generate carriers than the ZnO TFT.



**Fig. 2.** (a) Transfer characteristics for the SrZnO TFT for being annealed at different temperatures ( $V_{DS} = 5$  V). (b) Transfer characteristics for the ZnO TFT and the SrZnO TFT (after being annealed at 250 °C,  $V_{DS} = 5$  V). (c) Output curves of the ZnO TFT (after annealing at 250 °C). (d) Output curves of SrZnO TFT (after being annealed at 250 °C).

In addition, we can estimate the trap density from the sub-threshold slope using the following equation:

$$S = \frac{qk_B T N}{C_{OX} \log_{10}(I)}, \quad (3)$$

where  $q$  is the electron charge,  $k_B$  is the Boltzmann constant,  $T$  is the absolute temperature,  $I$  is the source to drain current,  $C_{OX}$  is the capacitance per unit area of the gate dielectric, and  $N$  is the total density of traps of the channel layer and interface with  $\text{SiO}_2$ . Here, the subthreshold slopes are determined from the transfer characteristics between 50 V and 60 V using  $S = (d \log_{10} I_{DS} / dV_{GS})^{-1}$ , and found to be  $40.4 \text{ V} \cdot \text{dec}^{-1}$  and  $36.0 \text{ V} \cdot \text{dec}^{-1}$  for the ZnO TFT and the SrZnO TFT, respectively. Using these slopes, the corresponding trap densities are calculated to be  $4.99 \times 10^{13} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and  $4.44 \times 10^{13} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ , respectively. This is direct evi-

dence that the presence of Sr is an effective way to reduce the ZnO-based channel related trappings in these devices. The relevant data are summarized in Table 2.


**Table 2.** Comparison of electrical characteristic between ZnO and SrZnO TFT.

Material	$\mu_{ch}/\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$	$I_{on-off}$	$V_{th}/\text{V}$	$S/\text{V} \cdot \text{dec}^{-1}$	$N_{max}/\text{cm}^{-2} \cdot \text{eV}^{-1}$
Pure ZnO	0.095	$10^2$	18.2	40.4	$4.99 \times 10^{13}$
SrZnO	0.050	$10^5$	24.6	36.0	$4.44 \times 10^{13}$

The output characteristics curves are shown in Figs. 2(c) and 2(d). The  $I_{DS}$  increases with the increase of gate bias voltage ( $V_{GS}$ ), signifying that the free electrons are generated by a positive  $V_{GS}$  and that the devices are n-type transistors. According to Ohm's law, the channel's resistance can be calculated as  $R_{ch} = U/I$ , where  $R_{ch}$ ,  $U$ , and  $I$  are the resistance of channel, source-to-drain voltage and source-to-drain current,

respectively. As in the results for  $V_{GS}$  and  $V_{DS}$ , the ZnO TFT exhibits a larger saturation current than the SrZnO TFT. Therefore, the  $R_{ch}$  of ZnO is smaller than that of SrZnO, particularly for negative value of  $V_{GS}$ . When  $V_{GS}$  is between  $-10$  V and  $-20$  V, the resistance of the SrZnO channel is large enough

to pinch-off the channel and the  $I_{DS}$  is essentially constant. However, the  $I_{DS}$  of ZnO TFT increases with  $V_{DS}$  increasing, signifying a poor off-state. Therefore, these results are consistent with those described above and they show that Sr is an effective carrier suppressor in a ZnO-based semiconductor.



**Fig. 3.** (color online) (a) AFM image of untreated ZnO film. (b) AFM image of ZnO film annealed at 250 °C. (c) AFM image of untreated SrZnO film. (d) AFM image of SrZnO film annealed at 250 °C. (e) XRD patterns for the different samples.

To explore the physical differences between ZnO and SrZnO, we measure the channel morphologies by using AFM, these results are shown in Figs. 3(a)–3(d). Numerous particles with diameters of about 100 nm–120 nm can be observed in the ZnO films. Annealing significantly increases the number of particles as can be seen in Figs. 3(a) and 3(b). Consequently, the roughness of the surface increases from 3.1 nm to 4.2 nm. The distribution of surface relief is shown to the right of each AFM image and indicates that larger fluctuations are present in the annealed ZnO films. This is likely to be due to the growth of grains under thermal treatment at 250 °C. We prepare 300-nm SrZnO films under the same conditions in order to obtain the XRD spectra, which are shown in Fig. 3(e). We see the primary peak at about 34°, which is identified with the (002) peak of the hexagonal-wurtzite-phase ZnO crystal structure (JCPDS card No. 36-1451). Specifically, the (002) peak intensity slightly retrogresses and its position is shifted from 34.12° to 34.16° after being annealed, a shift towards the reference value of 34.421° in JCPDS card No. 36-1451. We determine, therefore, that the particles with sizes of about 100 nm–120 nm have the preferable hexagonal wurtzite crystal structure and that the annealing process is conducive to the growth of these particles and the shift of (002) peak position.


As shown in Figs. 3(c) and 3(d), the channel morphologies of the SrZnO films are significantly different from those of ZnO films. The particle sizes in SrZnO are only about

21.5 nm and 23.9 nm before and after being annealed at 250 °C, respectively, and the roughness values of surfaces are 1.3 nm and 1.4 nm, respectively. Therefore, the presence of Sr has significant implications for the film morphology.

Unexpectedly, the XRD spectrum in Fig. 3(e) shows that the primary peaks for SrZnO films are located at 33.78° and 33.90° before and after being annealed, respectively. These peaks only agree with an unusual phase of ZnO (JCPDS card No. 21-1486), which typically appears in samples prepared by chemical reaction and has a reference value of 33.665°<sup>[26–29]</sup>

As shown in Fig. 4(a), the XRD pattern of SrZnO target has a series of diffraction peaks, most of which agree with the characteristic peaks of SrZnO (JCPDS card No. 41-0551). In addition, there are three peaks consistent with those of ZnO (JCPDS card No. 36-1451) and specially marked by the word ‘ZnO’. The significant difference between SrZnO target and pure ZnO target is observed via SEM in Figs. 4(b) and 4(c). The ZnO target has a layered structure, but the SrZnO target is composed of messy small pieces. This indicates that the incorporated Sr is capable of changing the target structure. The Sr content and Zn content in the SrZnO film and target are checked via energy dispersive x-ray analyses as shown in Figs. 4(d) and 4(e). The molar ratios of Sr:Zn are 0.95:1 and 1.03:1 for SrZnO film and target, respectively. This composition segregation results mainly from a small amount of decomposition of raw material in the evaporation process.





**Fig. 4.** (a) XRD pattern of SrZnO target. (b) SEM image of SrZnO target. (c) SEM image of ZnO target. (d) Energy dispersive x-ray spectrum of SrZnO target. (e) Energy dispersive x-ray spectrum of SrZnO film.

## 4. Conclusions

The SrZnO semiconductors are prepared for TFT devices through ion-assisted electron beam evaporation. The greatly reduced off-state current in SrZnO TFT as compared with that in ZnO TFT suggests that Sr is an effective carrier suppressor in a ZnO semiconductor. Furthermore, the results show that Sr is capable of changing the surface morphology of ZnO film, resulting in the presence of an unusual phase of ZnO and the suppression of the growth of the common polycrystalline structure of ZnO. The carrier suppressor plays a considerable role in improving the uniformity and stability of the device, which is important for large scale fabrication.<sup>[30]</sup> Although the mobility of device drops off clearly, it can be improved to an application level via optimizing the device structure or doping another element, such as Tin, which will be reported in our following work.<sup>[9,11,31]</sup>

## References

- [1] Hoffman R L, Norris B J and Wager J F 2003 *Appl. Phys. Lett.* **82** 733
- [2] Nomura K, Ohta H, Ueda K, Kamiya T, Hirano M and Hosono H 2003 *Science* **300** 1269
- [3] Wager J F 2003 *Science* **300** 1245
- [4] Kwon Y, Li Y, Heo Y W, Jones M, Holloway P H, Norton D P, Park Z V and Li S 2004 *Appl. Phys. Lett.* **84** 2685
- [5] Nomura K, Ohta H, Takagi A, Kamiya T, Hirano M and Hosono H 2004 *Nature* **432** 488
- [6] Hamberg I and Granqvist C G 1986 *J. Appl. Phys.* **60** R123
- [7] Tang C W and VanSlyke S A 1987 *Appl. Phys. Lett.* **51** 913
- [8] Lewis B G and Paine D C 2000 *Mrs. Bull.* **25** 22
- [9] Fortunato E M, Barquinha P M, Pimentel A, Goncalves A M, Marques A J, Pereira L M and Martins R F 2005 *Adv. Mater.* **17** 590
- [10] Liu Y R, Su J, Lai P T and Yao R H 2014 *Chin. Phys. B* **23** 068501
- [11] Gao Y N, Li X F and Zhang J H 2014 *Acta Phys. Sin.* **63** 118502 (in Chinese)
- [12] Park J S, Kim K, Park Y G, Mo Y G, Kim H D and Jeong J K 2009 *Adv. Mater.* **21** 329
- [13] Kim D N, Kim D L, Kim G H, Kim S J, Rim Y S, Jeong W H and Kim H J 2010 *Appl. Phys. Lett.* **97** 192105
- [14] Esro M, Vourlias G, Somerton C, Milne W I and Adamopoulos G 2015 *Adv. Funct. Mater.* **25** 134
- [15] Funabiki F, Kamiya T and Hosono H 2012 *J. Ceram. Soc. Jpn.* **120** 447
- [16] Lide D R 2010 *CRC handbook of chemistry and physics* (Boca Raton: CRC Press) pp. 9–65
- [17] Xiong K, Robertson J and Clark S J 2007 *J. Appl. Phys.* **102** 083710
- [18] Walsh A, Da Silva J L, Wei S H, Krber C, Klein A, Piper L, DeMasi A, Smith K E, Panaccione G and Torelli P 2008 *Phys. Rev. Lett.* **100** 167402
- [19] Srikant V and Clarke D R 1998 *J. Appl. Phys.* **83** 5447
- [20] Fortunato E, Barquinha P and Martins R 2012 *Adv. Mater.* **24** 2945
- [21] Lo C C and Hsieh T E 2012 *Ceram. Int.* **38** 3977
- [22] Vygranenko Y, Wang K, Vieira M and Nathan A 2008 *Phys. Status Solidi* **205** 1925
- [23] Wang N, Liu X X and Liu X Y 2010 *Adv. Mater.* **22** 2211
- [24] Wu S, Li Y, Luo J, Lin J, Fan Y, Gan Z and Liu X 2014 *Opt. Express* **22** 4731
- [25] Liao Y, Lu Q, Fan Y and Liu X 2011 *Appl. Phys. Lett.* **99** 023302
- [26] Parhizkar M, Kumar N, Nayak P K, Singh S, Talwar S S, Major S S and Srinivasa R S 2005 *Colloids and Surfaces A: Physicochemical and Engineering Aspects* **257–258** 445
- [27] Srivastava A K, Deepa M, Bahadur N and Goyat M S 2009 *Mater. Chem. Phys.* **114** 194
- [28] Gao Y, Nagai M, Chang T C and Shyue J J 2007 *Crystal Growth and Design* **7** 2467
- [29] Pradhan D and Leung K J 2008 *Phys. Chem. C* **112** 1357
- [30] Kamiya T and Hosono H 2013 *International Conference on Semiconductor Technology for ULSIC Vs. TFT* **54** 103
- [31] Lee C G and Ananth D 2010 *Appl. Phys. Lett.* **96** 243501